Ge nanoclusters distributed in the gate oxide near the gate of a metal-oxide-semiconductor structure were fabricated by a low-energy ion implantation technique. Secondary ion mass spectroscopy and x-ray photoemission spectroscopy measurements show that thermal annealing causes the diffusion of Ge in the oxide towards the Si substrate as well as oxidation of the Ge nanoclusters. The changes in the structural and chemical properties of the Ge nanoclusters are found to seriously affect the charge storage in the nanoclusters. It is observed that the electron trapping capability decreases with the annealing temperature as a result of the oxidation of Ge nanoclusters. On the other hand, the charge loss increases with the annealing temperature, but it decreases when the annealing temperature is higher than 1000
Introduction
Si and Ge nanoclusters or nanocrystals embedded in dielectric materials have attracted considerable attention for their applications in non-volatile memory (NVM) devices [1] [2] [3] [4] [5] . Compared with Si, Ge is the preferred choice of material because of its smaller bandgap of 0.66 eV, leading to better memory performance [3] [4] [5] . King et al [3] have demonstrated fast program/erase speed, long data retention time and good endurance by replacing the conventional floating gate with Ge nanocrystals acting as isolated charge traps. Among many techniques attempting to efficiently and controllably synthesize the Ge nanoclusters, the ion implantation technique is particularly favourable because it can precisely control the density and depth distribution of the implanted ions, and it is a mature process which is fully compatible with the mainstream Si technology [6] . The low-energy (typically <10 keV) ion implantation has additional advantages of controlling both the spatial distribution and the chemical states of implanted ions and of producing an orderly two-dimensional array [7] . The ion implantation technique consists of the implantation of Ge ions into the gate oxide and post-implantation thermal annealing. Although the ion energy and ion dose for the implantation determine the initial profile of Ge ions, thermal annealing will cause the redistribution of the Ge atoms in the oxide [8] . While some studies on the effects of annealing on the material properties have been reported [7, 9] , few studies are concerned about the effects of the annealing temperature on the electrical properties, especially for the case of low-energy ion implantation. Duguay et al reported the effect of annealing on the charge trapping properties for their samples [10] . Recently, the charge trapping and charge retention behaviour of the Ge nanoclusters distributed in the gate oxide near the gate of a metal-oxide-semiconductor (MOS) structure synthesized with low-energy (4 keV) ion implantation have been discussed [11] . In this work, the influence of the annealing temperature on the charge trapping and charge retention behaviour is systematically investigated.
Experimental details
The fabrication started with the dry oxidation of a 32 nm SiO 2 thin film at 950
• C on a p-type 1 0 0 Si substrate with a resistivity of 9-12 cm. Subsequently, Ge ions were implanted into the SiO 2 film with a low energy of 4 keV and a high dosage of 1 × 10 16 cm −2 . As predicted by the simulation of stopping and range of ions in matter (SRIM), most of the Ge ions are confined in the SiO 2 thin film close to the surface of SiO 2 . After ion implantation, thermal annealing was performed in the MRL horizontal tube furnace system for 1 h in N 2 ambient at the temperatures of 800
• C, 900
• C, 1000
• C and 1100
• C, respectively. The purity of the N 2 gas in the tube furnace is 99.99% and the gas flow rate is 8 standard litres per minute (SLM). It has been reported that post-implantation thermal annealing can eliminate the implantation-induced damage to the SiO 2 film [12] and remove the positive charges trapped in the oxide caused by the ion implantation as well [13] . An as-implanted sample without high-temperature annealing was also prepared. The secondary ion mass spectroscopy (SIMS) measurements were performed to reveal the Ge depth profiles, and the crosssectional transmission electron microscope (TEM) was used to observe the microstructure of the samples. Besides, the x-ray photoemission spectroscopy (XPS) measurement was carried out using a Kratos AXIS spectrometer with monochromatic Al Kα (1486.71 eV) x-ray radiation to analyse the oxidation states in Ge nanoclusters. Prior to the XPS measurement, 8 nm SiO 2 was removed from the surface of the samples by Ar ion sputtering to expose the Ge nanoclusters.
For electrical characterization, Al top electrodes with a thickness of 200 nm and a diameter of 120 µm were deposited onto the Ge-implanted SiO 2 thin films using the Edward electron-beam evaporation system. The wafer backside was coated with a 200 nm Al layer to form the backside contact. Electrical characterization was carried out with a Keithley 4200 Semiconductor Characterization System together with an HP 4284A LCR meter. High-frequency (1 MHz) capacitancevoltage (C-V ) measurements were performed with the gate bias voltage swept from −8 to −2 V. The charge trapping experiment was carried out by applying a constant charging voltage (V C ) to the gate electrode while the backside contact was grounded, and the charge trapping was examined based 
Results and discussions
Figure 1(a) shows the Ge SIMS profiles in the SiO 2 thin films for the as-implanted and annealed samples. Note that the SIMS profiles of the first few nanometres near the SiO 2 surface should be ignored due to the inaccuracy caused by the surface effect [14] and the Ge concentration is quantified based on the assumption that all the implanted Ge atoms (1×10 16 at cm −2 ) are confined in the SiO 2 thin film. As shown in the figure, the depth profile for the as-implanted Ge atoms approximately follows a Gaussian distribution with a full width at half maximum (FWHM) of about 8.8 nm and a concentration peak located at about 5.8 nm underneath the surface of the SiO 2 thin film. The SIMS profiles after annealing still show a Gaussian-like shape, but the distributions are broadened. The FWHMs and the peak locations obtained from the Gaussian curve fitting are shown in figure 1(b). The peak locations for these samples are within the range 6-10 nm and exhibit only a slight increase as the annealing temperature increases from 800 to 1100
• C. On the other hand, a more significant increase in the FWHM of the Ge profiles can be observed with the increase in the annealing temperature. The FWHMs (e.g. 25.6 nm for the 1100
• C annealing) for the annealed samples are much larger than the FWHM (8.8 nm) for the as-implanted sample. The broadening of the Ge distributions clearly shows the diffusion of Ge ions in the SiO 2 thin films as a result of annealing.
The MOS structure with the gate oxide implanted with Ge and annealed at a high temperature is schematically illustrated in the inset of figure 1(a). During high-temperature annealing, the crystallization of Ge in the SiO 2 occurs in the region with a high Ge concentration, i.e. region 1 shown in the inset. Besides, a small amount of elemental Ge can dissolve in the SiO 2 [15] , and these dissolved Ge atoms in SiO 2 behave like free diffusing monomers with high mobility [16] . During hightemperature annealing, these Ge monomers have the tendency to diffuse along the concentration gradient. As a result, the Ge monomers tend to diffuse towards the Si substrate, resulting in region 2 shown in the inset. Obviously, the diffusion of Ge monomers increases with the annealing temperature. This explains the broadening of the FWHM and the increase in the Ge concentration near the Si substrate with the annealing temperature. Note that in region 1, the free diffusing Ge monomers could also exist between adjacent nanoclusters. The abovementioned two-region structure agrees with the high-resolution TEM observations. Figure 2 shows typical TEM images for the samples annealed at 800
• C and 1000
• C, respectively. Ge nanoclusters are observed near the oxide surface. As shown in figure 2(a), some crystalline features can be observed in the Ge nanoclusters for the case of 800
• C annealing. The inset of figure 2(a) shows the existence of a crystalline Ge nanocluster (i.e. Ge nanocrystal) with clear lattice fringes for the sample annealed at 800
• C. The size of the nanocrystal is less than 5 nm. On the other hand, as observed in figure 2(b) , the Ge nanoclusters of the sample annealed at 1000
• C do not show clear lattice fringes. Figure 3 shows the Ge 3d XPS spectra taken at a depth of 8 nm (note that the Ge concentration peak is located at this depth) underneath the SiO 2 surface for the as-implanted and annealed samples. The charging effect induced by the photoemission was corrected using the C 1s reference (284.5 eV) [17] . For the as-implanted sample, a dominant peak corresponding to the elemental Ge (29.3 eV) can be observed. The hump at a higher binding energy (∼31-34 eV) indicates the existence of oxidized Ge which has a higher binding energy than elemental Ge [18] . After annealing at 800
• C, the elemental Ge peak is still dominant, but the oxidized Ge peak becomes stronger. The oxidized Ge peak is yet stronger for a higher annealing temperature, and it is the dominant peak for annealing at 1000 and 1100
• C. The evolution of the XPS spectra with the annealing temperature indicates that the implanted Ge atoms were oxidized during the annealing.
In order to obtain the percentage of the amount of oxidized Ge, Gaussian peak deconvolution was performed for all XPS spectra. Four oxidation states can be found in the oxidized Ge, and their energy shifts with respect to the elemental Ge peak are 0.8 eV, 1.8 eV, 2.6 eV and 3.4 eV for Ge 1+ , Ge 2+ , Ge 3+ and Ge 4+ , respectively [18] . While the elemental Ge and Ge
4+
(i.e. the stoichiometric GeO 2 ) peaks can be clearly identified, the other Ge oxidation states (i.e. the Ge sub-oxides, or GeO x where x < 2) are not well resolved and therefore they are considered as the third Gaussian peak. The FWHM for each peak and the binding energy for the Ge sub-oxide peak were not fixed in the fitting. As an example, figure 4(a) shows the typical Gaussian peak deconvolution of the Ge 3d core level for the sample annealed at 800
• C. The spectral fittings based on the Gaussian peak deconvolution for all the annealing temperatures are shown in figure 3 . With the fitting procedure, the atomic percentages of the elemental Ge, GeO 2 and Ge sub-oxides can be calculated based on the ratios of the area of each peak to that of the overall spectrum. Figure 4(b) shows the evolution of the atomic percentages with the annealing temperature. For the as-implanted sample, almost 30% of the Ge atoms are in the oxidation state; among the oxidized species, most of them are sub-oxides while only ∼7% is GeO 2 . The percentage of elemental Ge decreases as the annealing temperature increases, indicating that more Ge atoms are oxidized at a higher temperature. On the other hand, the percentage of GeO 2 increases while the percentage of Ge suboxides decreases. A high degree of oxidation is observed for the sample annealed at 1100
• C, where ∼92% of the implanted Ge atoms are converted to stoichiometric GeO 2 and the Ge sub-oxides are almost eliminated. The TEM observation is consistent with the XPS results. For annealing at 800
• C, more elemental Ge exists, and thus the TEM image ( figure 2(a) ) of the Ge nanoclusters shows clear lattice fringes; however, for the annealing at 1000
• C, as most of the Ge are oxidized, the TEM image ( figure 2(b) ) does not show clear lattice fringes.
The oxidation of Ge in the annealed samples is explained as follows. In the study by Arai et al [19] , the oxidation phenomenon in their multiple-implanted samples by high energies (10-50 keV) was attributed to local excess oxygen atoms caused by the collision of Ge atoms and the recoil of oxygen atoms in the SiO 2 matrix during implantation. The location of the excess oxygen can be predicted by SRIM simulation, and the result indicates that the distribution of oxygen recoil is near the surface along the trajectory of the implanted Ge ions [19] . This mechanism can also explain the oxidation behaviour observed in this study. The oxygen impurity in the annealing ambient should not be the major contributor because there is no obvious increase in the oxide thickness when the bare Si wafer was annealed together with the samples used in this study. During high-temperature annealing, precipitation and nucleation of Ge nanoclusters occur. At the same time, the local excess oxygen atoms near the Ge nanoclusters could diffuse into the nanoclusters and oxidize the Ge. When the annealing process is completely stopped, some nanoclusters could be completely oxidized while the others could be partially oxidized due to the difference in the size and location of these nanoclusters. Such partially oxidized Ge nanoclusters become a mixture of elemental Ge, stoichiometric Ge oxide and Ge sub-oxides. C-V measurements were used to investigate the charge trapping behaviour in the MOS capacitors. The V FB from the C-V measurements after charging by V C indicate that all the annealed samples exhibit the memory effect. Typical C-V characteristics for the sample annealed at 800
• C are shown in figure 5 . For a positive V C , the resulting V FB is also positive, indicating the trapping of electrons. These electrons are believed to be trapped in the conduction band of the Ge nanoclusters [1, 11, 20] . Figure 6 shows the V FB as a function of V C for all the samples annealed at different temperatures. It can be found that the number of electrons trapped in the Ge nanoclusters depends on the magnitude of V C , as well as the annealing temperature. Indeed, a similar trend is observed for all four samples annealed at different temperatures. As shown in figure 6 , when the magnitude of V C increases from 10 V to a more positive value, the V FB initially remains at values less than 0.2 V. When the V C reaches a certain voltage level (∼21-23 V depending on the annealing temperature), the V FB starts to increase rapidly. Under a positive V C , electrons are injected from the Si substrate into the Ge nanoclusters through the tunnelling oxide (i.e. region 2 shown in the inset of figure 1(a) ). The rapid increase in the V FB is attributed to a large increase in the electron injection as a result of Fowler-Nordheim (F-N) tunnelling occurring at a sufficiently high electric field. For the samples under study, the tunnelling oxide is relatively thick (∼15 nm); hence a high V C is required for F-N tunnelling to occur. Figure 6 also shows the influence of the annealing temperature on the magnitude of V FB which is proportional to the number of trapped electrons. The effect of annealing temperature is not obvious when the V C is small; however, at a large V C (e.g. V C is larger than the onset voltage of F-N injection as discussed above), the sample annealed at a higher temperature has an obvious reduction in V FB , indicating that fewer electrons are trapped in the Ge nanoclusters. The relationship between the annealing temperature and the electron trapping in the Ge nanoclusters can be explained based on the oxidation in Ge nanoclusters. As discussed previously, annealing at a higher temperature results in more oxidation of Ge and hence a smaller number of Ge nanoclusters that can store the injected electrons. Since the conduction band of the Ge nanocluster is responsible for electron storage, the reduction in the number of Ge nanoclusters indeed leads to fewer charge storage sites. During the F-N tunnelling of electrons under the application of a large V C , the electrons trapping is limited by the available number of charge storage sites; hence, the charge trapping degrades with the increase in annealing temperature. As for a smaller V C , no significant difference in the V FB can be observed for different temperatures, because the electron injection is insignificant before the occurrence of F-N tunnelling.
To study the charge retention behaviour, all the annealed samples were purposely charged to a similar level of initial V FB by selecting a suitable V C for each sample. After the charging operation, the retention of the stored charges was measured for each sample by monitoring the V FB as a function of the waiting time, and the results are shown in figure 7 . As shown in the inset of the figure, the charge loss is faster for a higher annealing temperature up to 1000
• C. For example, the charge loss after 3 × 10 4 s is 7% for the sample annealed at 800
• C, but it significantly increases to 16% for the annealing at 1000
• C. However, the charge loss for the sample annealed at 1100
• C drops to only 9%, which is significantly smaller than that for the annealing at 1000
• C. The charge retention behaviour can be explained by taking into account the charge leakage from the charge storage sites to the Si substrate and the gate electrode. As shown in the inset of figure 1(a), region 1 near the SiO 2 surface contains most of the Ge nanoclusters formed by a high concentration of Ge atoms, and region 2 near the Si substrate contains the diffusing Ge monomers distributed in the SiO 2 . Both the Ge nanoclusters and Ge monomers act as leakage sites for the trapped electrons, forming leakage paths between the Ge nanoclusters (the charge trapping sites) and the Si substrate or the gate electrode, as shown in figure 8(a) . The annealing temperature could affect the charge retention in two ways. Firstly, a higher annealing temperature leads to a wider distribution of Ge atoms in the gate oxide, especially in region 2. In other words, more leakage paths can be formed in region 2 for a higher annealing temperature, leading to easier charge escape to the Si substrate. Secondly, the Ge oxidation increases with the annealing temperature. While the non-oxidized/partially oxidized Ge nanoclusters and the non-oxidized diffused Ge monomers can act as the charge leakage sites through which the leakage paths are formed, the completely oxidized nanoclusters/monomers (i.e. the stoichiometric Ge oxide) are not able to transfer charges. As shown in figure 8(b) , a leakage path is blocked when one Ge nanocluster or monomer in the leakage path is completely oxidized. Therefore, the loss of trapped electrons is suppressed as a result of more Ge oxidation. Both these competing mechanisms affect the charge retention. For the annealing temperatures from 800 to 1000
• C, the first mechanism plays a dominant role; hence the charge loss is more severe for a higher annealing temperature. However, the second mechanism is more important for the 1100
• C annealing. This explains why the charge loss for the 1100
• C annealing is smaller than that for the 1000
• C annealing.
Conclusion
In summary, Ge nanoclusters distributed in the gate oxide with the concentration peaks located near the gate have been fabricated with low-energy ion implantation followed by thermal annealing at temperatures from 800 to 1100
• C. The enhancements in Ge diffusion towards the Si substrate and Ge oxidation have been revealed by the SIMS and XPS analyses, respectively. From the electrical measurements, it has been found that the electron trapping capability decreases with the annealing temperature. This phenomenon is explained in terms of the increase in the Ge oxidation with the annealing temperature. On the other hand, it has been found that the charge retention is worsened when the annealing temperature increases in the range up to 1000
• C, but it is improved at 1100
• C. Such a phenomenon is explained by the following two competing mechanisms involved in an annealing: (1) formation of leakage paths by the diffusion of Ge atoms in the SiO 2 and (2) blocking of leakage paths due to the oxidation of Ge leakage sites.
